Actual State of ADS Project

So I had a little break because I'm in the middle of our Exam Phase.
But I want to give you an Update about my Progress of the ADS Embedded Project ( I think I Need a nicer and shorter Project Name).

DF2SOS Filter:
The Filter itself is now working perfect there is no more noise as we have seen on the Floating Point Version. So Matlab and the FPGA Version were working identically. :-)
I thought about making it more General.
Actually the Coefficients were hard synthesized and could only get changed when you synthesize it new which is very time Consuming...
So when I have enough Resources I would like to cut the code at the states of one DF2SOS "Module" and let it Loop through it.
And the constants I will fetch from the Block RAM.
The constants and number of Loops through the DF2SOS I will write over an extra PCIe Bar to my Device.
I think that's quite a nice Approach to make it more General cause you just give the Constants to your User Program and you could realize all Filters which are Possible with DF2SOS Format, without Re-Synthesizing your Design.

STFT:
I just started with implementing an the Iterative Cooley Tukey FFT(  https://en.wikipedia.org/wiki/Cooley%E2%80%93Tukey_FFT_algorithm#Data_reordering,_bit_reversal,_and_in-place_algorithms) Algorithm and I hope that I will get it simulated this week. But I don't know if I get it directly synthesizable and not to Resource Consuming cause remember I would like to do it on more than one Channel and I would also like to have a high Frequency Resolution ...

Going from the FFT to the STFT I will scale the Input data of the FFT to the Window I want to use.
Then I will calculate the FFT and read my Fourier Coefficients over PCIe to the RAM of my System.
After that I will shift my Input data.
So on the FPGA is only the data of the length of my Window. The Rest for the STFT is on my System RAM ready to Display on the User Program.
I hope that all this will work as how I imagine it. That would be cool to see a live STFT on my Device.

Upcoming:
I think in the next Post I will Show you a bit of my Equipment and the long announced Fails :D .
In this Year I started to invest a bit in some cheaper Equipment which I don't Need really often.
  • T-962A Reflow oven
  • CTC DIY i3 3D Printer
Both Devices I needed for this Project.
The Reflow oven was a good Investment when you want to solder an expensive BGA. (I burned one of the 80€ FPGA in a normal oven ...)
But you should really made some modifications on this oven. Even though there are many Blog articles and comments on this I used to modificate this oven, I want to Show you which modifications I exactly did and why.

I bought the 3D Printer to make some housings for my Devices. I bought the cheapest one because I don't Need really good Print Quality. I only needed a working Printer. So I don't think I can write much about it because I hadn't make big modifications to it.





Kommentare

Kommentar veröffentlichen

Beliebte Posts aus diesem Blog

FPGA Notch the third and PCIe Block Diagram

Bild
Today I implemented the Fixed Point Version of my Filter in my IP Core. For the Floating Point Version I were just able to use generate and could implement n Independent Filter for every channel. Cause the Fixed Point Filter is much faster I can Pipeline it through all channels and it's still fast enough. That gives me this total resource consumption of my IP: Slice LUT's -> 2745 (4.33%) Slice Registers -> 5392 (4.25%) F7 Muxes -> 408 (1.29%) RAMB18 -> 0 DSPs -> 16 (6.67%) The Time needed for Filtering 8 Channels is 9.56µs. So with this resource usage I think there is still enough Space to implement a STFT on the Artix 7 ;-) But I won't talk too much about the Filter Implementation. I think it could be interesting to Show you the PCIe Block Diagram and what's important to get it ready. MSI Request -> '0' axi_aresetn -> '1' Utility Buffer: Set to IBUFDSGTE AXI Memory Mapped to PCI Express PCIE:BARs ->
Mehr anzeigen

FPGA 50Hz Notch and 1-10Hz Highpass Filter Implementation

Bild
This Weekend I was working on implementing some Filters on the FPGA for my ADS Embedded Project. First I tried it with Fixed Point Arithmetic as I mentioned it in my previous Post. But after reading and trying a bit with it I decided to Switch to Floating Point cause I still have a working Floating Point Adder from a University Project and some thinking about it let's me Implement a working Floating Point Multiplier and the Integer to Floating Point Conversion Units. I don't think that I will release the Units here because I don't know about the licensing. But If you are interested in these Parts send me a mail and I will send you the Code you Need. After I tested them and removing some bugs I started to Implement my Filter. In my University I started to let Matlab create the Filters with the HDL Coder but it doesn't work pretty well and take much resources, because I don't optimized it well in the Settings. But the Simulink Models I created for that were v
Mehr anzeigen

ADS1299 Embedded System Intro

So actually I'm working on an Embedded Linux System which will read and Process Data from an TI ADS1299 ECG/EEG Frontend Chip. The Hardware of the System is a NXP i.MX6 Dual Core Processor with 2GB of RAM. So I bought a System on Module from Solid-Run, because I have no Experience in designing a Embedded System and I think it would be too expensive to develop and produce it only for my own purposes. So I only made the Baseboard for the SOM. It was also my first design with KiCAD, so I made some mistakes on it. But it works pretty good and the things I need are ok. To Access the ADS1299 I made also a custom board connected with a Hirose DF40 Connector. I Access the ADS over a Artix-7 with PCIe. Using PCIe allows me to Access it easily over Memory Mapping so I don't have to do much with busses and drivers in Linux. Actually I'm able to Access and read out all Channels of the ADS fast enough over PCIe. What's pretty cool. But it wasn't as easy as I thought wh
Mehr anzeigen