Why I'm writing here

Hello,

in this Post I want to explain why I start writing here or what I want to write here.

Like the Name of the Blog the Themes of this Blog are technical things I want to write about my Electronic Projects and also about the Software Part I Need to do for it.

Often when I have a Problem I start to Google and when I find the solution I use it. But when I have the same or similiar Problem I try to find the old solution and it tooks some time till I find it.
So I think the best would be, I write it down here and maybe some People who are searching for a solution of the same Problem they will find a quick solution here.

If my English is bad I'm sorry about it, though I'm a german guy. But I think writing here in English is better to reach/help more People and I hope that writing here will improve my English.

Kommentare

Kommentar veröffentlichen

Beliebte Posts aus diesem Blog

FPGA 50Hz Notch and 1-10Hz Highpass Filter Implementation

Bild
This Weekend I was working on implementing some Filters on the FPGA for my ADS Embedded Project. First I tried it with Fixed Point Arithmetic as I mentioned it in my previous Post. But after reading and trying a bit with it I decided to Switch to Floating Point cause I still have a working Floating Point Adder from a University Project and some thinking about it let's me Implement a working Floating Point Multiplier and the Integer to Floating Point Conversion Units. I don't think that I will release the Units here because I don't know about the licensing. But If you are interested in these Parts send me a mail and I will send you the Code you Need. After I tested them and removing some bugs I started to Implement my Filter. In my University I started to let Matlab create the Filters with the HDL Coder but it doesn't work pretty well and take much resources, because I don't optimized it well in the Settings. But the Simulink Models I created for that we...
Mehr anzeigen

FPGA 50Hz Notch ... Second Version

Bild
Normally I wanted to Show you yesterday my results of the Filter Implementation, but I found no time so I will Show it today. Cause my Electrodes hadn't good contact you won't see a real ECG but you can see how it filters. Orange is the Original unfiltered Signal. Blue is the Signal filtered with the FPGA. Yellow the Signal filtered with Matlab. Matlab and the FPGA uses the same Coefficients so there's much more Noise from the FPGA. I thought I can reduce the Noise with double Floating Point Precision but that won't met my Timings. That let me come back to Fixed Point Arithmetic. So I made this evening a Fixpoint Version I used 25 Bits Precomma and 39 Bits Pastcomma. So in Sum I'm using 64 Bit Vectors and 128 for Multiplication. When I wrote it I used the STD_LOGIC_ARITH and STD_LOGIC_UNSIGNED librarys. When I simulated it first I hadn't get the right results so I thought about it and I realized that Unsigned is the wrong library I had to use ...
Mehr anzeigen

FPGA Notch the third and PCIe Block Diagram

Bild
Today I implemented the Fixed Point Version of my Filter in my IP Core. For the Floating Point Version I were just able to use generate and could implement n Independent Filter for every channel. Cause the Fixed Point Filter is much faster I can Pipeline it through all channels and it's still fast enough. That gives me this total resource consumption of my IP: Slice LUT's -> 2745 (4.33%) Slice Registers -> 5392 (4.25%) F7 Muxes -> 408 (1.29%) RAMB18 -> 0 DSPs -> 16 (6.67%) The Time needed for Filtering 8 Channels is 9.56µs. So with this resource usage I think there is still enough Space to implement a STFT on the Artix 7 ;-) But I won't talk too much about the Filter Implementation. I think it could be interesting to Show you the PCIe Block Diagram and what's important to get it ready. MSI Request -> '0' axi_aresetn -> '1' Utility Buffer: Set to IBUFDSGTE AXI Memory Mapped to PCI Ex...
Mehr anzeigen